Simple Computer Organization

Humayun Kabir

Professor, CS, Vancouver Island University, BC, Canada


Simple Computer Organization: Outline

- Von Neumann Architecture (Turing Machine)
 - Registers
 - Instructions
 - Data Transfer Instructions
 - Arithmetic and Logical Instructions
 - Conditional and Unconditional Branch Instructions
 - Instruction Cycles: Fetch and Execute
- Simple Computer Organization
- Common Instruction Set of General Purpose Computers

Von Neumann Architecture


- Von Neumann Architecture (Turing Machine)
 - Stored-program concept computer
 - Von Neumann first proposed in 1945
 - Alan Turing proposed at the same time
 - Also known as IAS (Institute of Advanced Studies) computer
 - 40-bit word, 4096 words of memory
 - Memory is addressed by word# (0, 1, .., 4095)
 - 20-bit instructions: 8-bit opcode and 12-bit address

Von Neumann Architecture: Memory Word



(b) Instruction word

Von Neumann
Architecture or
Turing Machine:
Structural
Components




Von Neumann Architecture: Registers

Memory buffer register • Contains a word (40-bit) to be stored in memory or sent to the I/O unit • Or is used to receive a word from memory or from the I/O unit (MBR) Memory address register • Specifies the address (12-bit) in memory of the word to be written from or read into the MBR (MAR) Instruction register (IR) Contains the 8-bit opcode instruction being executed **Instruction buffer register** • Employed to temporarily hold the right-hand instruction (20-bit) from a word in memory (IBR) • Contains the address (12-bit) of the next instruction pair to be fetched **Program counter (PC)** from memory Accumulator (AC) and • Employed to temporarily hold operands (40-bit) and results of ALU multiplier quotient (MQ) operations

Von Neumann Architecture: Instruction Set

Instruction Type	Opcode	Symbolic Representation	Description
Data transfer	00001010	LOAD MQ	Transfer contents of register MQ to the accumulator AC
	00001001	$LOAD\ MQ,M(X)$	Transfer contents of memory location X to MQ
	00100001	STOR M(X)	Transfer contents of accumulator to memory location X
	00000001	LOAD M(X)	Transfer $M(X)$ to the accumulator
	00000010	LOAD-M(X)	Transfer $-M(X)$ to the accumulator
	00000011	LOAD M(X)	Transfer absolute value of $M(X)$ to the accumulator
	00000100	LOAD - M(X)	Transfer $- M(X) $ to the accumulator
Unconditional branch	00001101	JUMP M(X,0:19)	Take next instruction from left half of $M(X)$
	00001110	JUMP M(X,20:39)	Take next instruction from right half of $M(X)$
Conditional branch	00001111	JUMP + M(X,0:19)	If number in the accumulator is nonnegative, take next instruction from left half of $M(X)$
	00010000	JUMP + M(X,20:39)	If number in the accumulator is nonnegative, take next instruction from right half of $M(X)$
	00000101	ADD M(X)	Add M(X) to AC; put the result in AC
Arithmetic	00000111	ADD M(X)	Add $ M(X) $ to AC; put the result in AC
	00000110	SUB M(X)	Subtract M(X) from AC; put the result in AC
	00001000	SUB M(X)	Subtract $ M(X) $ from AC; put the remainder in AC
	00001011	MUL M(X)	Multiply $M(X)$ by MQ ; put most significant bits of result in AC , put least significant bits in MQ
	00001100	DIV M(X)	Divide AC by $M(X)$; put the quotient in MQ and the remainder in AC
	00010100	LSH	Multiply accumulator by 2; that is, shift left one bit position
	00010101	RSH	Divide accumulator by 2; that is, shift right one position
Address modify	00010010	STOR M(X,8:19)	Replace left address field at M(X) by 12 rightmost bits of AC
	00010011	STOR M(X,28:39)	Replace right address field at $M(X)$ by 12 rightmost bits of $A\mathbb{C}$


Von Neumann Architecture: Instruction Cycles



M(X) = contents of memory location whose address is X (i:j) = bits i through j

Computer Organization: Structural Components

- CPU controls the operation of the computer and performs its data processing functions
- Main Memory stores both instructions and data
- I/O moves data between the computer and its external environment
- System Interconnection some mechanism that provides for communication among CPU, main memory, and I/O



Computer Organization: CPU

Control Unit

 Controls the operation of the CPU and hence the computer

Arithmetic and Logic Unit (ALU)


 Performs the computer's data processing function

Registers

Provide storage internal to the CPU

CPU Interconnection

 Some mechanism that provides for communication among the control unit, ALU, and registers



Common Instruction Set of General Purpose Computers

Type	Operation Name	Description
	Move (transfer)	Transfer word or block from source to destination
	Store	Transfer word from processor to memory
	Load (fetch)	Transfer word from memory to processor
Data Transfer	Exchange	Swap contents of source and destination
Data Transici	Clear (reset)	Transfer word of 0s to destination
	Set	Transfer word of 1s to destination
	Push	Transfer word from source to top of stack
	Pop	Transfer word from top of stack to destination
	Add	Compute sum of two operands
	Subtract	Compute difference of two operands
	Multiply	Compute product of two operands
Arithmetic	Divide	Compute quotient of two operands
Arrumette	Absolute	Replace operand by its absolute value
	Negate	Change sign of operand
	Increment	Add 1 to operand
	Decrement	Subtract 1 from operand
	AND	Perform logical AND
	OR	Perform logical OR
	NOT (complement)	Perform logical NOT
	Exclusive-OR	Perform logical XOR
T	Test	Test specified condition; set flag(s) based on outcome
Logical	Compare	Make logical or arithmetic comparison of two or more operands; set flag(s) based on outcome
	Set Control Variables	Class of instructions to set controls for protection purposes, interrupt handling, timer control, etc.
	Shift	Left (right) shift operand, introducing constants at end
	Rotate	Left (right) shift operand, with wraparound end

Common Instruction Set of General Purpose Computers

Type Operation Name		Description
	Jump (branch)	Unconditional transfer; load PC with specified address
	Jump Conditional	Test specified condition; either load PC with specified address or do nothing, based on condition
	Jump to Subroutine	Place current program control information in known location; jump to specified address
	Return	Replace contents of PC and other register from known location
Transfer of Control	Execute	Fetch operand from specified location and execute as instruction; do not modify PC
	Skip	Increment PC to skip next instruction
	Skip Conditional	Test specified condition; either skip or do nothing based on condition
	Halt	Stop program execution
	Wait (hold)	Stop program execution; test specified condition repeatedly; resume execution when condition is satisfied
	No operation	No operation is performed, but program execution is continued
	Input (read)	Transfer data from specified I/O port or device to destination (e.g., main memory or processor register)
	Output (write)	Transfer data from specified source to I/O port or device
Input/Output	Start I/O	Transfer instructions to I/O processor to initiate I/O operation
	Test I/O	Transfer status information from I/O system to specified destination
Conversion	Translate	Translate values in a section of memory based on a table of correspondences
Conversion	Convert	Convert the contents of a word from one form to another (e.g., packed decimal to binary)

Common Instruction Set of General Purpose Computers

	Transfer data from one location to another		
	If memory is involved:		
Data Transfer	Determine memory address		
	Perform virtual-to-actual-memory address transformation		
	Check cache Initiate memory read/write		
	mittate memory read/write		
	May involve data transfer, before and/or after		
Arithmetic	Perform function in ALU		
	Set condition codes and flags		
Logical	Same as arithmetic		
Conversion	Similar to arithmetic and logical. May involve special logic to perform conversion		
Transfer of Control Update program counter. For subroutine call/return, manage parameter passing and linkage			
I/O	Issue command to I/O module		
I/O	If memory-mapped I/O, determine memory-mapped address		