

ARM Processor Architecture

Humayun Kabir

Professor, CS, Vancouver Island University, BC, Canada


ARM Processor Architecture: Outline

- ARM Processor Architecture
- ARMv8 Exception and Privilege Levels
- ARMv8 Security States
- ARMv8 Execution States
- ARMv8 AArch64 Registers
- ARMv8 AArch64 Instruction Set Architecture
 - Data Transfer: Load and Store
 - Data Processing: Arithmetic, Logical, and Shift
 - Branch: Conditional and Unconditional


ARM Processor Architecture

- ARM, primarily a RISC system with the following attributes:
 - Moderate array of uniform registers
 - A load/store model of data processing in which operations only perform on operands in registers and not directly in memory
 - A uniform fixed-length instruction of 32 bits
 - Separate arithmetic logic unit (ALU), Multiply, and Shifter units
 - A small number of addressing modes with all load/store addresses determined from registers and instruction fields
 - Auto-increment and auto-decrement addressing modes are used to improve the operation of program loops

Development of the ARMv8 architecture



ARMv8 (Cortex-A53) Processor



ARMv8 Exception and Privilege Levels

- Execution occurs in **4 Exception Levels: EL0, EL1, EL2, and EL3.**
- Execution in exception level **ELn** usually corresponds to privilege level **PLn.**
- The **higher the number** in **ELn/PLn** the **higher the privilege.**
- Multiple exception/privilege levels support the concept of hierarchical protection domains.

ARMv8 Exception Levels


- Typical example of what software runs at each exception level:

EL0 Normal user applications, not privileged.

EL1 Operating system kernel, privileged.


EL2 Hypervisor, more privileged.

EL3 Low-level firmware, including the Secure Monitor, highly privileged



ARMv8 Security States


- Provides two **security states**: non secured state (**normal world**) and secured state (**secured world**)
- Enables **Guest OS** in **normal world** runs in parallel with a **Trusted OS** in **secured world** on the same hardware.
- Enables a **Hypervisor** running in **normal world** to host multiple **Guest OS** on the same hardware.
- **Secure Monitor** acts as a **gateway** between **normal** and **secured** world.



ARMv8 Processor Execution States

- An ARMv8 processor can be **configured** as executing in one of two **execution states**: **AArch32** (32 bits) and **AArch64** (64 bits).
- **AArch32**: 32-bit instructions, data, and address space. Uses the instruction set, the register set, and the processor modes like **ARMv7**.
- **AArch64**: 32-bit instructions but 64-bit data and address space. Uses enhanced instruction set, a larger register set with wider registers, and the processor modes that are different from **ARMv7**.

AArch64 Exception Modes




AArch64 Exception Modes

Mode	Function	Security state	Privilege level
User (USR)	Unprivileged mode in which most applications run	Both	PL0
FIQ	Entered on an FIQ interrupt exception	Both	PL1
IRQ	Entered on an IRQ interrupt exception	Both	PL1
Supervisor (SVC)	Entered on reset or when a Supervisor Call instruction (SVC) is executed	Both	PL1
Monitor (MON)	Entered when the SMC instruction (Secure Monitor Call) is executed or when the processor takes an exception which is configured for secure handling. Provided to support switching between Secure and Non-secure states.	Secure only	PL 3
Abort (ABT)	Entered on a memory access exception	Both	PL1
Undef (UND)	Entered when an undefined instruction is executed	Both	PL1
System (SYS)	Privileged mode, sharing the register view with User mode	Both	PL1
Hyp (HYP)	Entered by the Hypervisor Call and Hyp Trap exceptions.	Non-secure only	PL2

AArch64 Register Set

- Provides **31 double word (64 bit)** general purpose registers, referred as **x0-x30**, accessible at all times and in all Exception Levels.
- Each **double word register** (x0-x30) can also be accessed as a **word register** (w0-w30).



AArch64 General Purpose Register Set

Name	Register number	Usage	Preserved on call?
X0-X7	0-7	Arguments/Results	no
X8	8	Indirect result location register	no
X9-X15	9-15	Temporaries	no
X16 (IP0)	16	May be used by linker as a scratch register; other times used as temporary register	no
X17 (IP1)	17	May be used by linker as a scratch register; other times used as temporary register	no
X18	18	Platform register for platform independent code; otherwise a temporary register	no
X19-X27	19-27	Saved	yes
X28 (SP)	28	Stack Pointer	yes
X29 (FP)	29	Frame Pointer	yes
X30 (LR)	30	Link Register (return address)	yes
XZR	31	The constant value 0	n.a.

AArch64 General Purpose Register Set

X0 – X7: Arguments or Results Registers

Arguments to a function are passed through x0 – x7 registers.
Results from a function are returned through x0 – x7 registers.

X8: Indirect Result Location Register

Results from a function is usually returned from a function to its caller through x0 to x7 registers if the function is returning directly to the caller.

There are some situations where a function does not call another function directly and the called function also does not return to the caller directly. For example, a user mode function calls a kernel function indirectly using a syscall and the kernel function does not return to the user mode function. User mode function passes a syscall number using x8 register to a trap handler. Trap handler calls an appropriate kernel function based on the syscall number. The kernel function returns the result to the user function using x8 register.

AArch64 General Purpose Register Set

X9 - X15: Temporary Registers

Functions are free to use these registers as temporary or scratch registers. Functions do not need to save and retrieve the current value of these registers before use and before return respectively.

X16 and X17: Intra-Procedure Call Scratch Registers

Linker often inserts codes before and after function codes in order to facilitate a function call, which are called prologue and epilogue respectively.

Registers x16 and x17 can be used by the linker as the scratch registers in both prologue and epilogue codes.

Regular function codes should avoid using both x16 and x17.

If a regular function uses x16 and x17 as the temporary registers, it should be aware of the fact that the value it writes on these registers might not be seen by its called functions since the linker might have used them as the scratch registers and modifies their values in prologue or epilogue codes.

AArch64 General Purpose Register Set

X18: Platform Register


Register x18 is reserved for individual platform or OS specific codes in order to use it in platform specific way. Platform independent codes must avoid using it.

If a platform chooses not to use x18 as its platform specific special register, platform independent codes can use x18 register as a temporary register.

X19 – X27: Saved Register


A function must save the current value of these registers before using them and restore the saved value before returning. It guarantees that the values in these registers are preserved across multiple function calls.

AArch64 Special Registers: XZR and PC




- There is **no actual register** numbered x31. **Reading** from **xzr** in code reads **64 bit zeros** and **writing** into **xzr** does not do anything.
- **PC** is not a general purpose register and is **not accessible** in code.

AArch64 Special Registers: Stack Pointer



- There are dedicated **stack pointers** (**SP_EL0**, **SP_EL1**, **SP_EL2**, and **SP_EL3**) for each exception level.
- **SP** refers to the **current stack pointer**.
- Program running in exception levels **EL1**, **EL2**, and **EL3** can use either the dedicated stack pointer or **EL0** stack pointer.
 - Suffix **t** (SP_ELnt) in the name indicates SP_EL0 has been selected.
 - Suffix **h** (SP_ELnh) in the name indicates SP_Eln has been selected.

AArch64 Special Registers: Linked Register



- There are dedicated **linked register** (**ELR_EL1**, **ELR_EL2**, and **ELR_EL3**) for exception levels **EL1**, **EL2**, and **EL3**.
- Before taking into an exception level **return address** is saved into that level's **ELR**.
- The saved return address is used from the level's ELR at the return from the exception.

AArch64 PSTATE Fields

Name	Description
N	Negative Condition flag
Z	Zero Condition flag
C	Carry Condition flag
V	Overflow Condition flag
SS	Software Step bit
IL	IL Execution state bit
D	Debug Mask bit
A	SError mask bit
I	IRQ mask bit
F	FIQ mask bit
nRW	Execution Mode (0=64-bit, 1=32-bit)
EL(2)	Exception Level (00, 01, 10, 11)
SP	SP Selector (0= SP_ELO, 1= SP_Eln)

AArch64 PSTATE Fields

- There is no dedicated register like **CPSR** in **AArch32** to hold the **processor state** or **PSTATE Fields** in **AArch64**, instead they are **independently accessible** in **groups**.
- The **PSTATE.{N, Z, C, V}** fields can be accessed at **EL0**. All other PSTATE fields can be executed at **EL1** or higher and are **UNDEFINED** at EL0.

AArch64 PSTATE Fields

- **PSTATE** fields are accessed using **special-purpose registers**,

NZCV Holds the condition flags

DAIF Specifies the current interrupt mask bits.

CurrentEL Holds the current Exception level.

SPSel At EL1 or higher, this selects between the SP for the current Exception level (SP_ELn) and SP_EL0

- **Read** directly using **Move to Register from System (MRS)** instruction.

MRS <Xt>, NZCV


- **Written** directly using **Move to System from Register (MSR)** instruction.

MSR DAIF, <Xt>

AArch64 Condition Codes on NZCV Condition Flags


Code	Symbol	Condition Tested	Comment
0000	EQ	$Z = 1$	Equal
0001	NE	$Z = 0$	Not equal
0010	CS/HS	$C = 1$	Carry set/unsigned higher or same
0011	CC/LO	$C = 0$	Carry clear/unsigned lower
0100	MI	$N = 1$	Minus/negative
0101	PL	$N = 0$	Plus/positive or zero
0110	VS	$V = 1$	Overflow
0111	VC	$V = 0$	No overflow
1000	HI	$C = 1 \text{ AND } Z = 0$	Unsigned higher
1001	LS	$C = 0 \text{ OR } Z = 1$	Unsigned lower or same
1010	GE	$N = V$ $[(N = 1 \text{ AND } V = 1)$ $\text{OR } (N = 0 \text{ AND } V = 0)]$	Signed greater than or equal
1011	LT	$N \neq V$ $[(N = 1 \text{ AND } V = 0)$ $\text{OR } (N = 0 \text{ AND } V = 1)]$	Signed less than
1100	GT	$(Z = 0) \text{ AND } (N = V)$	Signed greater than
1101	LE	$(Z = 1) \text{ OR } (N \neq V)$	Signed less than or equal
1110	AL	—	Always (unconditional)
1111	—	—	This instruction can only be executed unconditionally

AArch64 Special Registers: SPSR



- There are dedicated **saved program status register** (**SPSR_EL1**, **SPSR_EL2**, and **SPSR_EL3**) for exception levels **EL1**, **EL2**, and **EL3**.
- Before taking into an exception level **current processor state (PSTATE)** is saved into that level's **SPSR**.
- The saved PSTATE is restored from the level's SPSR at the return from the exception.

AArch64 Special Registers: SPSR



N Negative result (N flag).

Z Zero result (Z) flag.


C Carry out (C flag).

V Overflow (V flag).

SS Software Step. Indicates whether software step was enabled when an exception was taken.

IL Illegal Execution State bit. Shows the value of PSTATE.IL immediately before the exception was taken.

AArch64 Special Registers: SPSR



D Process state Debug mask. Indicates whether debug exceptions from watchpoint, breakpoint, and software step debug events that are targeted at the Exception level the exception occurred in were masked or not.

A SError (System Error) mask bit.


I IRQ mask bit.

F FIQ mask bit.

M[4] Execution state that the exception was taken from. A value of 0 indicates AArch64.

M[3:0] Mode or Exception level that an exception was taken from.

AArch64 Special Registers: SPSR



M[3:0]

Meaning

0b0000

EL0.

0b0100

EL1 with SP_EL0 (ELt).

0b0101

EL1 with SP_EL1 (EL1h).

0b1000


EL2 with SP_EL0 (EL2t).

0b1001


EL2 with SP_EL2 (EL2h).

AArch64 System Control Register


- The **System Control Register (SCTLR)** is a register that **controls standard memory, system facilities** and provides status information for functions that are implemented in the core.
- **SCTLR** is **read** and **written** using **MRS** instructions.
- **SCTLR** can be configured with **EE = 0** for **little-endian** and **EE = 1** for big-endian.



AArch64 Little-Endian



AArch64 Big-Endian



ARM Processor 64-bit Architecture Word Register Set

- ARM64 assembly language **overloads** instruction mnemonics and distinguishes between the different forms of an instruction based on the **operand register names**.
- For example, the ADD instructions below all have different opcodes, but the programmer only has to remember one mnemonic and the assembler automatically chooses the correct opcode based on the operands.

ADD W0, W1, W2	// add 32-bit register
ADD X0, X1, X2	// add 64-bit register
ADD X0, X1, #42	// add 64-bit immediate

ARM8 A64 Data Transfer Instructions

Load and Store Instructions		
LDP	rt, rt2, [addr]	$rt2:rt = [addr]_{2N}$
LDPSW	Xt, Xt2, [addr]	$Xt = [addr]_{32}^{\pm}; Xt2 = [addr+4]_{32}^{\pm}$
LD{U}R	rt, [addr]	$rt = [addr]_N$
LD{U}R{B,H}	Wt, [addr]	$Wt = [addr]_N^{\emptyset}$
LD{U}RS{B,H}	rt, [addr]	$rt = [addr]_N^{\pm}$
LD{U}RSW	Xt, [addr]	$Xt = [addr]_{32}^{\pm}$
PRFM	prfop, addr	Prefetch(addr, prfop)
STP	rt, rt2, [addr]	$[addr]_{2N} = rt2:rt$
ST{U}R	rt, [addr]	$[addr]_N = rt$
ST{U}R{B,H}	Wt, [addr]	$[addr]_N = Wt_{N0}$

Addressing Modes (addr)		
xxP,LDPSW	$[Xn\{, \#i_{7+s}\}]$	$addr = Xn + i_{6+s:s}^{\pm}:0_s$
xxP,LDPSW	$[Xn], \#i_{7+s}$	$addr=Xn; Xn+=i_{6+s:s}^{\pm}:0_s$
xxP,LDPSW	$[Xn, \#i_{7+s}]!$	$Xn+=i_{6+s:s}^{\pm}:0_s; addr=Xn$
xxR*,PRFM	$[Xn\{, \#i_{12+s}\}]$	$addr = Xn + i_{11+s:s}^{\emptyset}:0_s$
xxR*	$[Xn], \#i_9$	$addr = Xn; Xn += i^{\pm}$
xxR*	$[Xn, \#i_9]!$	$Xn += i^{\pm}; addr = Xn$
xxR*,PRFM	$[Xn,Xm\{, LSL \#0 s\}]$	$addr = Xn + Xm \ll s$
xxR*,PRFM	$[Xn,Wm,\{S,U\}XTW\{ \#0 s\}]$	$addr = Xn + Wm^? \ll s$
xxR*,PRFM	$[Xn,Xm,SXTX\{ \#0 s\}]$	$addr = Xn + Xm^{\pm} \ll s$
xxUR*,PRFM	$[Xn\{, \#i_9\}]$	$addr = Xn += i^{\pm}$
LDR{SW},PRFM	$\pm rel_{21}$	$addr = PC + rel_{20:2}^{\pm}:0_2$

ARM8 A64 Data Transfer Instructions: 64-bit Scaled Load

`ldr x7, [x3, x2]` //Load x7 with a double word (8 bytes) from the address $[x3 + x2]$,
//the address $[x3 + x2]$ must be multiple of 8.

`ldr x7, [x3, #8]` //Load x7 with a double word (8 bytes) from the address $[x3 + 8]$,
//the address $[x3 + 8]$ must be multiple of 8.

`ldr x7, [x3, x2]!` //Load x7 with a double word (8 bytes) from the address $[x3 + x2]$,
//then store the address in x3, pre-indexed,
//the address $[x2, x2]$ must be multiple of 8.

`ldr x9, [x2, #8]!` //Load x9 with a double word (8 bytes) from the address $[x2 + 8]$,
//then store the address in x2, pre-indexed,
//the address $[x2, 8]$ must be multiple of 8.

`ldr x7, [x3], #8` //Load x7 with a double word (8 bytes) from the address in $[x3]$,
//then increment x3 by 8, post-indexed,
//the address $[x3]$ must be multiple of 8.

ARM8 A64 Data Transfer Instructions: 64-bit Scaled Load

`ldr w7, [x3, x2]` //Load x7 with a word (4 bytes) from the address $[x3 + x2]$,
//the address $[x3 + x2]$ must be multiple of 4.

`ldr w7, [x3, #4]` //Load x7 with a word (4 bytes) from the address $[x3 + 4]$,
//the address $[x3 + \#4]$ must be multiple of 4.

`ldr w7, [x3, x2]!` //Load x7 with a word (4 bytes) from the address $[x3 + x2]$,
//then store the address in x3, pre-indexed,
//the address $[x2, x2]$ must be multiple of 4.

`ldr w9, [x2, #4]!` //Load x9 with a word (4 bytes) from the address $[x2 + 4]$,
//then store the address in x2, pre-indexed,
//the address $[x2, \#4]$ must be multiple of 4.

`ldr w7, [x3], #4` //Load x7 with a word (4 bytes) from the address in $[x3]$,
//then increment x3 by 4, post-indexed,
//the address $[x3]$ must be multiple of 4.

ARM8 A64 Data Transfer Instructions: 64-bit Scaled Half-word and Byte Load

ldrh x9, [x2, #2]!

//Load x9 with the half-word (2 bytes) from the address [x2 + 2] and zero extend x9,
//then store the address in x2, pre-indexed,
//the address [x2 + 2] must be multiple of 2.

ldrsh x5, [x2]

//Load x5 with the half-word (2 bytes) from the address [x2] and sign extend x5.
//the address [x2 + 2] must be multiple of 2.

ldrb x9, [x2, #1]!

//Load x9 with 1 byte from the address [x2 + 1] and zero extend x9,
//then store the address in x2, pre-indexed,
//the address [x2, #1] must be multiple of 1.

ldrsb x5, [x2]

//Load x5 with 1 byte from the address [x2] and sign extend x5,
//the address [x2] must be multiple of 1.

ARM8 A64 Data Transfer Instructions: 64-bit Scaled Store

<code>str x7, [x3, x2]</code>	<code>//Store x7 (double word) at the address [x3 + x2]</code> <code>//the address must be multiple of 8.</code>
<code>str x7, [x3, #8]</code>	<code>//Store x7 (double word) at the address [x3 + 8]</code> <code>//the address must be multiple of 8.</code>
<code>str x7, [x3, x2]!</code>	<code>//Store x7 (double word) at the address [x3 + x2], then</code> <code>//store the address in x3, pre-indexed, the address must be multiple of 8.</code>
<code>str x9, [x2, #8]!</code>	<code>//Store x9 (double word) at the address [x2 + 8], then store</code> <code>//the address in x2, pre-indexed, the address must be multiple of 8.</code>
<code>str x7, [x3], #8</code>	<code>//Store x7 (double word) at the address [x3] then</code> <code>//increment x3 by 8, post-indexed, the address must be multiple of 8.</code>

ARM8 A64 Data Transfer Instructions: 64-bit Scaled Store

`str w7, [x3, w2]` //Store w7 (word) at the address [x3 + w2], the address must be multiple of 4.

`str w7, [x3, #4]` //Store w7 (word) at the address [x3 + 4], the address must be multiple of 4.

`str w7, [x3, w2]!` //Store w7 (word) at the address [x3 + w2], then
//store the address in x3, pre-indexed, the address must be multiple of 4.

`str w9, [x2, #4]!` //Store w9 (word) at the address [x2 + 4], then store
//the address in x2, pre-indexed, the address must be multiple of 4.

`str w7, [x3], #4` //Store w7 (word) at the address [x3] then
//increment x3 by 4, post-indexed, the address must be multiple of 4.

ARM8 A64 Data Transfer Instructions: 64-bit Scaled Half-word and Byte Load

<code>strh x9, [x2, #2]!</code>	<code>//Store the low half-word from x9 to the address [x2 + 2] and then store the address //in x2, pre-indexed, the address must be multiple of 2.</code>
<code>strb x9, [x2, #1]!</code>	<code>//Store the low byte from x9 to the address [x2 + 1] and then store the address in x2, //pre-indexed, the address must be multiple of 1.</code>
<code>strh w9, [x2, #2]!</code>	<code>//Store the low half-word from w9 to the address [x2 + 2] and then store the address //in x2, pre-indexed, the address must be multiple of 2.</code>
<code>strb w9, [x2, #1]!</code>	<code>//Store the low byte from w9 to the address [x2 + 1] and then store the address in x2, //pre-indexed, the address must be multiple of 1.</code>

ARM8 A64 Data Transfer Instructions: Unscaled and Scaled

- Scaled
 - **LDR** Wt/Xt, [Xn|SP{, #pimm}]
 - **STR** Wt/Xt, [Xn|SP{, #pimm}]
 - **pimm** value range:
 - 32-bit: **0 ~ 16380**, and **pimm % 4 == 0** (is a multiple of 4)
 - 64-bit: **0 ~ 32760**, and **pimm % 8 == 0** (is a multiple of 8)
 - **NEED** to be a multiple of data access size, e.g., 4 or 8
- Unscaled
 - **LDUR** Wt/Xt, [Xn|SP{, #simm}]
 - **STUR** Wt/Xt, [Xn|SP{, #simm}]
 - **simm** value range: **-256 ~ 255**
 - **NO** need to be a multiple of data access size.

ARM8 A64 Data Transfer Instructions: 64-bit Unscaled Load

<code>ldur x7, [x3, x2]</code>	<code>//Load x7 with double word from the address [x3 + x2]</code>
<code>ldur x7, [x3, #2]</code>	<code>//Load x7 with double word from the address [x3 + 2]</code>
<code>ldur x7, [x3, x2]!</code>	<code>//Load x7 with double word from the address [x3 + x2], then //store the address in x3, pre-indexed</code>
<code>ldur x9, [x2, #2]!</code>	<code>//Load x9 with double word from the address [x2 + 2], then //store the address in x2, pre-indexed</code>
<code>ldur x7, [x3], #2</code>	<code>//Load x7 with double word from the address [x3] then //increment x3 by 2, post-indexed</code>

ARM8 A64 Data Transfer Instructions: 64-bit Unscaled Half-word and Byte Load

`ldurh x9, [x2, #2]!` *//Load x9 with the half-word from the address [x2 + 2] and
//zero extend x9, then store the address in x2, pre-indexed*

`ldursh x5, [x2]` *//Load x5 with the half-word from the address [x2] and sign
//extend x5.*

`ldurb x9, [x2, #1]!` *//Load x9 with the byte from the address [x2 + 1] and zero
//extend x9, then store the address in x2, pre-indexed*

`ldursb x5, [x2]` *//Load x5 with the byte from the address [x2] and sign
//extend x5.*

ARM8 A64 Data Transfer Instructions: 64-bit Unscaled Store

<code>stur x7, [x3, x2]</code>	//Store x7 (double word) at the address $[x3 + x2]$
<code>stur x7, [x3, #2]</code>	//Store x7 (double word) at the address $[x3 + 2]$
<code>stur x7, [x3, x2]!</code>	//Store x7 (double word) at the address $[x3 + x2]$, then //store the address in x3, pre-indexed
<code>stur x9, [x2, #2]!</code>	//Store x9 (double word) at the address $[x2 + 2]$, then store //the address in x2, pre-indexed
<code>stur x7, [x3], #2</code>	//Store x7 (double word) at the address $[x3]$ then //increment x3 by 2, post indexed

ARM8 A64 Data Transfer Instructions: 64-bit Unscaled Half-word and Byte Store

`sturh x9, [x2, #2]!` *//Store half-word of x9 at the address [x2 + 2], then store
//the address in x2, pre-indexed*

`sturb x9, [x2, #1]!` *//Store byte of x9 at the address [x2 + 1], then store
//the address in x2, pre-indexed*

`strh x9, [x2, #2]!` *//Store half-word of x9 at the address [x2 + 2], then store
//the address in x2, pre-indexed*

`strb x9, [x2, #1]!` *//Store byte of x9 at the address [x2 + 1], then store
//the address in x2, pre-indexed*

ARM8 A64 Data Transfer Instructions: Literal Pool Load

ldr x9, =label

//loads memory address referred by label to X9

	.data	
number:	.word 100	
	.text	
	ldr x2, =number	//Loads the address of number into x2
	ldr x2, [x2]	//Loads the value of number into x2.

ARM8 A64 Arithmetic Instructions

Arithmetic Instructions		
ADC{S}	rd, rn, rm	$rd = rn + rm + C$
ADD{S}	rd, rn, op2	$rd = rn + op2$ S
ADR	Xd, $\pm rel_{21}$	$Xd = PC + rel^{\pm}$
ADRP	Xd, $\pm rel_{33}$	$Xd = PC_{63:12}:0_{12} + rel^{\pm}_{33:12}:0_{12}$
CMN	rd, op2	$rd + op2$ S
CMP	rd, op2	$rd - op2$ S
MADD	rd, rn, rm, ra	$rd = ra + rn \times rm$
MNEG	rd, rn, rm	$rd = -rn \times rm$
MSUB	rd, rn, rm, ra	$rd = ra - rn \times rm$
MUL	rd, rn, rm	$rd = rn \times rm$
NEG{S}	rd, op2	$rd = -op2$
NGC{S}	rd, rm	$rd = -rm - \sim C$
SBC{S}	rd, rn, rm	$rd = rn - rm - \sim C$
SDIV	rd, rn, rm	$rd = rn \div rm$
SMADDL	Xd, Wn, Wm, Xa	$Xd = Xa + Wn \bar{\times} Wm$
SMNEGL	Xd, Wn, Wm	$Xd = -Wn \bar{\times} Wm$
SMSUBL	Xd, Wn, Wm, Xa	$Xd = Xa - Wn \bar{\times} Wm$
SMULH	Xd, Xn, Xm	$Xd = (Xn \bar{\times} Xm)_{127:64}$
SMULL	Xd, Wn, Wm	$Xd = Wn \bar{\times} Wm$
SUB{S}	rd, rn, op2	$rd = rn - op2$ S
UDIV	rd, rn, rm	$rd = rn \div rm$
UMADDL	Xd, Wn, Wm, Xa	$Xd = Xa + Wn \times Wm$
UMNEGL	Xd, Wn, Wm	$Xd = -Wn \times Wm$
UMSUBL	Xd, Wn, Wm, Xa	$Xd = Xa - Wn \times Wm$
UMULH	Xd, Xn, Xm	$Xd = (Xn \times Xm)_{127:64}$
UMULL	Xd, Wn, Wm	$Xd = Wn \times Wm$

Operand 2 (op2)		
all	rm	rm
all	rm, LSL #i ₆	$rm \ll i$
all	rm, LSR #i ₆	$rm \gg i$
all	rm, ASR #i ₆	$rm \ggg i$
logical	rm, ROR #i ₆	$rm \ggg i$
arithmetic	Wm, {S,U}XTB{ #i ₃ }	$Wm_{B0}^? \ll i$
arithmetic	Wm, {S,U}XTH{ #i ₃ }	$Wm_{H0}^? \ll i$
arithmetic	Wm, {S,U}XTW{ #i ₃ }	$Wm^? \ll i$
arithmetic	Xm, {S,U}XTX{ #i ₃ }	$Xm^? \ll i$
arithmetic	#i ₁₂	i^0
arithmetic	#i ₂₄	$i_{23:12}^0:0_{12}$
AND,EOR,ORR,TST	#mask	mask

Keys	
N	Operand bit size (8, 16, 32 or 64)
s	Operand log byte size (0=byte,1=hword,2=word,3=dword)
rd, rn, rm, rt	General register of either size (Wn or Xn)
prfop	P{LD,LI,ST}L{1..3}{KEEP,STRM}
{,sh}	Optional halfword left shift (LSL #{16,32,48})
val [±] , val ⁰ , val [?]	Value is sign/zero extended (? depends on instruction)
$\bar{\times} \div \gg \ggg \lessgtr \lessgtr$	Operation is signed

ARM8 A64 Arithmetic Logic Instructions

<code>add x0, x1, x2</code>	<code>//x0=x1+x2</code>
<code>adds x0, x1, x2</code>	<code>//x0=x1+x2, and set pstate flags</code>
<code>adc x0, x1, x2</code>	<code>//x0=x1+x2+carry</code>
<code>adcs x0, x1, x2</code>	<code>//x0=x1+x2+carry, and set pstate flags</code>
<code>sub x0, x1, x2</code>	<code>//x0=x1-x2</code>
<code>subs x0, x1, x2</code>	<code>//x0=x1-x2, and set pstate flags</code>
<code>sbc x0, x1, x2</code>	<code>//x0=x1-x2-1+carry</code>
<code>sbcx x0, x1, x2</code>	<code>//x0=x1-x2-1+carry, and set pstate flags</code>
<code>cmp x0, #imm</code>	<code>//compare x0 with #imm</code>
<code>cmp x0, x1</code>	<code>//compare x0 with x1</code>

ARM8 A64 Arithmetic Logic Instructions

<code>mul w0, w1, w2</code>	<code>//w0=w1*w2</code>	32-bit = 32-bit x 32-bit, lower 32 bits of result
<code>mul x0, x1, x2</code>	<code>//x0=x1*x2</code>	64-bit = 64-bit x 64-bit, lower 64 bits of result
<code>smulh x0, x1, x2</code>	<code>//x0=x1*x2, treats source operands as signed, upper 64 bits of result</code>	
<code>umulh x0, x1, x2</code>	<code>//x0=x1*x2, treats source operands as unsigned, upper 64 bits of result</code>	
<code>smull x0, w1, w2</code>	<code>//x0=w1*w2, treats source operands as signed, 64-bit = 32-bit x 32-bit</code>	
<code>umull x0, w1, w2</code>	<code>//x0=w1*w2, treats source operands as unsigned, 64-bit = 32-bit x 32-bit</code>	
<code>sdiv w0, w1, w2</code>	<code>//w0=w1÷w2, treats source operands as signed</code>	
<code>sdiv x0, x1, x2</code>	<code>//x0=x1÷x2, treats source operands as signed</code>	
<code>udiv w0, w1, w2</code>	<code>//w0=w1÷w2, treats source operands as unsigned</code>	
<code>udiv x0, x1, x2</code>	<code>//x0=x1÷x2, treats source operands as unsigned</code>	

ARM8 A64 Logical Instructions

Logical and Move Instructions			
AND{S}	rd, rn, op2	$rd = rn \& op2$	
ASR	rd, rn, rm	$rd = rn \gg rm$	
ASR	rd, rn, #i ₆	$rd = rn \ggg i$	
BIC{S}	rd, rn, op2	$rd = rn \& \sim op2$	
EON	rd, rn, op2	$rd = rn \oplus \sim op2$	
EOR	rd, rn, op2	$rd = rn \oplus op2$	
LSL	rd, rn, rm	$rd = rn \ll rm$	
LSL	rd, rn, #i ₆	$rd = rn \ll i$	
LSR	rd, rn, rm	$rd = rn \gg rm$	
LSR	rd, rn, #i ₆	$rd = rn \ggg i$	
MOV	rd, rn	$rd = rn$	S
MOV	rd, #i	$rd = i$	
MOVK	rd, #i ₁₆ {, sh}	$rd_{sh+15:sh} = i$	
MOVN	rd, #i ₁₆ {, sh}	$rd = \sim(i^0 \ll sh)$	
MOVZ	rd, #i ₁₆ {, sh}	$rd = i^0 \ll sh$	
MVN	rd, op2	$rd = \sim op2$	
ORN	rd, rn, op2	$rd = rn \sim op2$	
ORR	rd, rn, op2	$rd = rn op2$	
ROR	rd, rn, #i ₆	$rd = rn \ggg i$	
ROR	rd, rn, rm	$rd = rn \ggg rm$	
TST	rn, op2	$rn \& op2$	

Operand 2 (op2)		
all	rm	rm
all	rm, LSL #i ₆	$rm \ll i$
all	rm, LSR #i ₆	$rm \gg i$
all	rm, ASR #i ₆	$rm \ggg i$
logical	rm, ROR #i ₆	$rm \ggg i$
arithmetic	Wm, {S,U}XTB{ #i ₃ }	$Wm_{B0}^? \ll i$
arithmetic	Wm, {S,U}XTH{ #i ₃ }	$Wm_{H0}^? \ll i$
arithmetic	Wm, {S,U}XTW{ #i ₃ }	$Wm^? \ll i$
arithmetic	Xm, {S,U}XTX{ #i ₃ }	$Xm^? \ll i$
arithmetic	#i ₁₂	i^0
arithmetic	#i ₂₄	$i_{23:12}^0 : 0_{12}$
AND,EOR,ORR,TST	#mask	mask

Keys	
N	Operand bit size (8, 16, 32 or 64)
s	Operand log byte size (0=byte,1=hword,2=word,3=dword)
rd, rn, rm, rt	General register of either size (Wn or Xn)
prfop	P{LD,LI,ST}L{1..3}{KEEP,STRM}
{,sh}	Optional halfword left shift (LSL #{16,32,48})
val [±] , val ⁰ , val [?]	Value is sign/zero extended (? depends on instruction)
$\bar{x} \div \ggg \gg \lessgtr$	Operation is signed

ARM8 A64 Logical Instructions

<code>and x0, x1, #bimm64</code>	<code>//x0 = x1 & #bimm64</code>
<code>and w0, w1, #bimm32</code>	<code>//w0 = w1 & #bimm32</code>
<code>and w0, w1, w2</code>	<code>//w0 = w1 & w2</code>
<code>ands x0, x1, x2</code>	<code>//x0 = x1 & x2, and set flags (clears C and V)</code>
<code>orr x0, x1, #bimm64</code>	<code>//x0 = x1 #bimm64</code>
<code>orr x0, x1, x2</code>	<code>//x0 = x1 x2</code>
<code>eor x0, x1, #bimm64</code>	<code>//x0 = x1 $\oplus$ #bimm64</code>
<code>eor x0, x1, x2</code>	<code>//x0 = x1 $\oplus$ x2</code>

ARM8 A64 Logical Instructions

asr x0, x1, #uimm

//x0 = arithmetic shift right x1 #uimm bits

lsl x0, x1, #uimm

//x0 = logical shift left x1 #uimm bits

lsr x0, x1, #uimm

//x0 = logical shift right x1 #uimm bits

ror x0, x1, #uimm

//x0 = rotate right x1 #uimm bits

asr x0, x1, x2

//x0 = arithmetic shift right x1 (x2 & 0x3f) bits

lsl x0, x1, x2

//x0 = logical shift left x1 (x2 & 0x3f) bits

lsr x0, x1, x2

//x0 = logical shift right x1 (x2 & 0x3f) bits

ror x0, x1, x2

//x0 = rotate right x1 (x2 & 0x3f) bits

ARM8 A64 Branch Instructions

Branch Instructions			
B	rel_{28}	$PC = PC + rel_{27:2}^{\pm}:0_2$	
Bcc	rel_{21}	$if(cc) PC = PC + rel_{20:2}^{\pm}:0_2$	
BL	rel_{28}	$X30 = PC + 4; PC += rel_{27:2}^{\pm}:0_2$	
BLR	X_n	$X30 = PC + 4; PC = X_n$	
BR	X_n	$PC = X_n$	
CBNZ	rn, rel_{21}	$if(rn \neq 0) PC += rel_{21:2}^0:0_2$	
CBZ	rn, rel_{21}	$if(rn = 0) PC += rel_{21:2}^0:0_2$	
RET	$\{X_n\}$	$PC = X_n$	
TBNZ	$rn, \#i, rel_{16}$	$if(rn_i \neq 0) PC += rel_{15:2}^{\pm}:0_2$	
TBZ	$rn, \#i, rel_{16}$	$if(rn_i = 0) PC += rel_{15:2}^{\pm}:0_2$	

ARM8 A64 Conditional Branch Instructions

<code>b.cond label</code>	<code>//Jump to program relative label if cond is true</code>
<code>cbz x1, label</code>	<code>//Jump to program relative label if x1 is equal to zero</code>
<code>cbnz x1, label</code>	<code>//Jump to program relative label if x1 is not equal to zero</code>
<code>tbz x1, #uimm6, label</code>	<code>//Jump to program relative label if bit number //#uimm6 in x1 is equal to zero</code>
<code>tbnz x1, #uimm6, label</code>	<code>//Jump to program relative label if bit number //#uimm6 in x1 is not equal to zero</code>

ARM8 A64 Unconditional Branch Instructions

<code>b label</code>	<code>//Jump to program relative label</code> <code>//Jump to implement branch and loop</code>
<code>br x1</code>	<code>//Jump to address in x1</code> <code>//Jump to implement branch and loop</code>
<code>bl label</code>	<code>//Jump to program relative label and write next instruction</code> <code>//address in link register (lr) or x30</code> <code>//Jump to call a function</code>
<code>blr x1</code>	<code>//Jump to address in x1 and write next instruction</code> <code>//address in link register (lr) or x30</code> <code>//Jump to call a function and function address is in x1</code>
<code>ret lr</code>	<code>//Jump to address in lr or x30 and hints the CPU that this a</code> <code>//subroutine return. lr can be omitted in ret instruction.</code>